Turning Challenges into Opportunities

Outline

- Introduction of Realtek Semi. Corp.
- Design constrain for process limitation
- Design challenges in the future
- SoC design trend and design methodology
- Market & Products opportunities
- Conclusion

✈ Speaker

林盈熙  Ying Hsi Lin, yslin@realtek.com  Tel: 03-5780211 ext:15540, GSM: 0955073920

Ying-Hsi Lin received the B.S. degree from National Chiao-Tung University, Hsinchu, Taiwan, R.O.C., in 1993, and the M.S. degree in electrical engineering from National Taiwan University in 1995.

He joined Computer & Communication Research Lab at ITRI, as a researcher in 1995, and became project leader of CMOS RF and high speed mixed-signal circuits design in 1998. Since joining ITRI CCL, he has been working on CMOS radio frequency integrated circuits and mixed-signal circuits IC design for computer and communication application. In October 1999, He joined Realtek Semiconductor Corp., as a RF manager, where he was responsible for several R&D CMOS RF projects including GPS, Bluetooth, WLAN 802.11abg, 802.11n, 802.11ac, WLAN CE and UWB, and also involving CMOS RF IC mass production planning. In the circuits design, his activities ranged are RF synthesizer, LNA, Mixer, modulator, PA, filter, PGA, mixed-signal circuits, ESD circuits, RF device modeling, RF system calibration and communication system design. In 2009, he was promoted to vice president of Realtek Semi. Corp, and led the Research & Design Center of Realtek. In 2010, he received an award “National Outstanding Manager in R&D Topic” from Chinese Professional Management Association. He had over 55 publications in international journal and conference papers and also holds more than 40 patents in the area of mixed-signal and RF IC design.


3. Wei-Chung Chen; Yi-Ping Su; Tzu-Chi Huang; Tsu-Wei Tsai; Ruei-Hong Peng; Kuei-Liang Lin; Ke-Horng Chen; Ying-Hsi Lin; Chao-Cheng Lee; Shian-Ru Lin; Tsung-Yen Tsai, “Single-Inductor Quad-Output Switching Converter With Priority-Scheduled Program for Fast Transient Response and Unlimited Load Range in 40 nm CMOS Technology”, IEEE Journal of Solid-State Circuits, (JSSC), Volume: 50, Issue: 7 Pages: 1525 - 1539

4. Che-Hao Meng; Chih-Wei Chang; Chao-Chang Chiu; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chao-Cheng Lee, "High efficiency and total harmonic distortion improvement by zero current prediction technique for transformer-free buck power factor corrector", 2014 IEEE Energy Conversion Congress and Exposition (ECCE), Pages: 1228 - 1231

5. Yi-Ping Su; Chiun-He Lin; Te-Fu Yang; Ru-Yu Huang; Wei-Chung Chen; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chao-Cheng Lee, “CCM/GM relative skip energy control in single-inductor multiple-output DC-DC converter for wearable device power solution”, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC), Pages: 65 - 68

6. Shin-Hao Chen; Shen-Yu Peng; Ke-Horng Chen; Shin-Chi Lai; Sheng Kang; Kevin Cheng; Ying-Hsi Lin; Chen-Chih Huang; Chao-Cheng Lee, “A 2.5W tablet speaker delivering 3.2W pseudo high power by psychoacoustic model based adaptive power management system”, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC), Pages: 221 - 224

7. Hsin-Chieh Chen; Wei-Chung Chen; Ying-Wei Chou; Meng-Wei Chien; Chin-Long Wey; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chao-Cheng Lee, "Anti-ESL/ESR variation robust constant-on-time control for DC-DC buck converter in 28nm CMOS technology", 2014 IEEE Proceedings of the Custom Integrated Circuits Conference (CICC), Pages: 1 - 4

8. Wei-Chung Chen; Yung-Sheng Huang; Meng-Wei Chien; Ying-Wei Chou; Hsin-Chieh Chen; Yi-Ping Su; Ke-Horng Chen; Chin-Long Wey; Ying-Hsi Lin; Tsung-Yen Tsai; Chao-Cheng Lee; Ke-Horng Chen, “±3% voltage variation and 95% efficiency 28nm constant on-time controlled step-down switching regulator directly supplying to Wi-Fi systems”, 2014 Symposium on VLSI Circuits Digest of Technical Papers, Pages: 1 – 2

9. Yi-Ping Su; Chiun-He Lin; Shen-Yu Peng; Ru-Yu Huang; Te-Fu Yang; Shin-Hao Chen; Ting-Jung Lo; Ke-Homg Chen; Chin-Long Wey; Ying-Hsi Lin; Chao-Cheng Lee; Jian-Ru Lin; Tsung-Yen Tsai, “12.6 90% Peak efficiency single-inductor-multiple-output DC-DC buck converter with output independent gate drive control”, 2015 IEEE International Solid- State Circuits Conference - (ISSCC), Pages: 1 - 3


12. Shang-Hsien Yang; Chang-Long Wey; Ke-Horng Chen; Ying-Hsi Lin; Jing-Jia Chen; Tsung-Yen Tsai; Chao-Cheng Lee, “A 20MS/s buck/boost supply modulator for envelope tracking applications with direct digital interface”, 2014 IEEE
13. Shang-Hsien Yang; Yuan-Han Yang; Ke-Horng Chen; Chung-Chih Hung; Chin-Long Wey; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Zhih Han Tai; Yi Hsuan Cheng; Chi Chung Tsai; Hsin-Yu Luo; Shih-Ming Wang; Long-Der Chen; Cheng-Chen Yang; Huang Tian Hui, “A dual-level dual-phase pulse-width modulation class-D amplifier with 0.001% THD, 112 dB SNR”, 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 2676 - 2679

14. Hsin Chen; Chi-Wei Chen; Hsueh-Yi Hsieh; Ke-Horng Chen; Tsung-Yen Tsai; Jian-Ru Lin; Ying-Hsi Lin; Chao-Cheng Lee; Pei-Ling Tseng, “Self-adjustable feed-forward control and auto-tracking off-time control techniques for 95% accuracy and 95% efficiency AC-DC non-isolated LED driver”, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 1746 - 1749

15. Tsung-Hsun Tsai; Ke-Horng Chen; Tsung-Yen Tsai; Jian-Ru Lin; Ying-Hsi Lin; Chao-Cheng Lee; Pei-Ling Tseng, “99% High accuracy knee voltage detection for primary-side control in flyback converter”, 2015 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 1754 - 1757

16. Ying-Wei Chou; Meng-Wei Chien; Shin-Chieh Chen; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Zhih Han Tai; Yi Hsuan Cheng; Chi Chung Tsai; Hsin-Yu Luo; Shih-Ming Wang; Long-Der Chen; Cheng-Chen Yang; Huang Tian Hui, “A low THD clock-free Class-D audio amplifier with an increased damping resistor and cross offset cancellation technique”, 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 2680 - 2683

17. Wei-Chang Chen; Tzu-Chi Huang; Tsu-Wei Tsai; Ruei-Hong Peng; Kuei-Liang Lin; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Li-Ren Huang; Chao-Jen Huang; Chung-Chih Hung; Chin-Long Wey; Hsin-Yu Luo, “Single inductor quad output switching converter with priority-scheduled program for fast transient and unlimited-load range in 40nm CMOS technology”, ESSCIRC 2014 - 40th Pages: 167 - 170

18. Chao-Chang Chiu; Po-Hsien Huang; Lin, M.; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen Chao-Cheng Lee : Regular Papers, “A 0.6 V Resistance-Locked Loop Embedded Digital Low Dropout Regulator in 40 nm CMOS With 80.5% Power Supply Rejection Improvement”, IEEE Transactions on Circuits and Systems, 2015, Volume: 62, Pages: 59 - 69

19. Te-Fu Yang; Ru-Yu Huang; Yi-Ping Su; Balakumar; Ke-Horng Chen; Tsung-Yen Tsai; Jian-Ru Lin; Ying-Hsi Lin; Chao-Cheng Lee; Pei-Ling Tseng, “Implantable biomedical device supplying by a 28nm CMOS self-calibration DC-DC buck converter with 97% output voltage accuracy”, 2015 IEEE International Symposium on Circuits and Systems (ISCAS) Pages: 1366 - 1369

20. Wei-Chung Chen; Kuei-Liang Lin; Ke-Horng Chen; Ying-Hsi Lin; Tsung-Yen Tsai; Chen-Chih Huang; Chao-Cheng Lee; Zhih Han Tai; Yi Hsuan Cheng; Chi Chung Tsai; Hsin-Yu Luo; Shih-Ming Wang; Long-Der Chen; Cheng-Chen Yang, “A pseudo fixed switching frequency 2kHz/A in optimum on-time control buck converter with predicting correction technique for EMI solution”, 2014 IEEE International Symposium on Circuits and Systems (ISCAS), Pages: 946 - 949


22. Yu-Huei Lee1, Shen-Yu Peng1, Alex Chun-Hsien Wu1, Chao-Chang Chiu1, Yao-Yi Yang1, Ming-Hsien Huang1, Ke-Horng Chen1, Ying-Hsi Lin2, Shih-Wei Wang1, 2, Ching-Yuan Yeh2, Chen-Chih Huang2, Chao-Cheng Lee, “A low Quiescent Current Asynchronous Digital-LDO with PLL-Modulated Fast-DVS Power Management in 40nm CMOS SoC for MIPS Performance Improvement”, IEEE Journal of Solid-State Circuits, p.p.1018-1030, April 2013 (invited).


38. Chia-Jun Chang, Po-Chih Wang, Chih-Yu Tsai, Chin-Lung Li, Chiao-Ling Chang, Han-Jung Shih, Meng-Hsun Tsai, Wen-Shan Wang, Ka-Un Chan, and Ying-Hsi Lin, “A CMOS Transceiver with internal PA and Digital Pre-distortion For WLAN 802.11a/b/g/n Applications,” *RFIC 2010*.


42. Yung-Ming Chiu, Po-Chih Wang, Chin-Lung Li, Yi-Chang Shih, Yi-Jay Lin, Chung-Chan Huang, Kuo-Sheng Chung, Tsung-Yen Tsai, Hsien-Chong Hu, Pei-Si Wu, Yuh-Sheng Jean, Kai-Yi Huang, Shih-Min Lin, Chih-Kai Chien, Po-Ching Lin, Wen-Shan Wang, Hong-Ta Hsu, Ming-Chung Huang, Han-Jung Shih, Ka-Un Chan and Ying-Hsi Lin, “A 65nm Low-Power RF SoC with Internal PA for 802.11n Application,” *ASSCC 2009*.


47. Yung-Ming Chiu, Tsung-Ming Chen, Po-Yu Chen, Richard Kuan, Yi-Chang Shih, Yi-Jay Lin, Chin-Lung Li, Yuh-Sheng Jean, Kai-Yi Huang, Shih-Min Lin, Chih-Kai Chien, Po-Ching Lin, Wen-Shan Wang, Hong-Ta Hsu, Ming-Chung Huang, Chao-Hua Lu, Han-Jung Shih, Ka-Un Chan and Ying-His Lin, “A 65nm Low-power CMOS Transceiver for 802.11n Portable Application,” *RFIC 2008*.


51. Tzung-Ming Chen, Yung-Ming Chiu, Member, IEEE, Chun-Cheng Wang, Member, IEEE, Ka-Un Chan, Ying-Hsi Lin, Ming-Chong Huang, Chao-Hua Lu, Wen-Shan Wang, Che-Sheng Hu, Chao-Cheng Lee, Jiun-Zen Huang, Bin-I Chang, Shih-Chieh Yen, and Ying-Yao Lin, “A Low-Power Full-Band 802.11a/b/g WLAN Transceiver with on-chip PA,” JSSCC 2007.


55. Ying-His Lin, Ka-Un Chan, Chia-Jun Chang, Tzung-Ming Chen, Ying-Yao Lin and Han-Chang Kang, “A single-chip direct-sequence spread-spectrum CMOS transceiver for high performance, low cost 2.4-GHz cordless applications,” ASSCC 2005 8012.